Advantech PCIE-1812 handleiding
Handleiding
Je bekijkt pagina 6 van 78

PCIE-1812 User Manual vi
2.4.2 Measuring a Grounded Signal Source........................................ 19
Figure 2.16Ground loop effect.................................................... 19
2.4.3 Measuring an Ungrounded (Floating) Signal Source.................. 20
Figure 2.17Differential input configuration with bias resistors .... 20
2.5 Field Wiring Considerations .................................................................... 21
Chapter 3 Functions Details .............................. 23
3.1 Analog Input............................................................................................ 24
3.1.1 Instant (Software-Timed) Analog Input Acquisition..................... 24
Figure 3.1 Instant (software-timed) analog input acquisition ..... 24
3.1.2 Buffered (Hardware-Timed) Analog Input Acquisition ................ 25
Figure 3.2 Buffered (hardware-timed) analog input acquisition. 25
3.2 Analog Output ......................................................................................... 26
3.2.1 Static (Software-Timed) Analog Output Update ......................... 26
Figure 3.3 Static (software-timed) analog output update........... 26
Figure 3.4 Analog output asynchronous update........................ 26
Figure 3.5 Analog output synchronous update.......................... 27
3.2.2 Buffered (Hardware-Timed) Analog Output Generation ............. 27
Figure 3.6 Buffered (hardware-timed) analog output generation...
27
3.3 Digital Input ............................................................................................. 28
3.3.1 Instant (Software-Timed) Digital Input Acquisition...................... 28
Figure 3.7 Instant (software-timed) digital input acquisition ...... 28
3.3.2 Buffered (Hardware-Timed) Digital Input Acquisition.................. 29
Figure 3.8 Buffered (hardware-timed) digital input acquisition .. 29
3.4 Digital Output .......................................................................................... 30
3.4.1 Static (Software-Timed) Digital Output Update........................... 30
Figure 3.9 Static (software-timed) digital output update ............ 30
3.4.2 Buffered (Hardware-Timed) Digital Output Generation .............. 30
Figure 3.10Buffered (hardware-timed) digital output generation 30
3.5 Counter ................................................................................................... 31
3.5.1 Event Counting ........................................................................... 31
Figure 3.11Rising edge event counting ...................................... 31
Figure 3.12Falling edge event counting ..................................... 31
Figure 3.13Event counting with pause gate ............................... 31
Figure 3.14Instant (software-timed) event counting ................... 32
Figure 3.15Buffered (hardware-timed) event counting ............... 32
3.5.2 Frequency Measurement............................................................ 33
Figure 3.16Frequency measurement by period inversion .......... 33
Figure 3.17Frequency measurement by counting number of pulses
in fixed duration ........................................................ 33
Figure 3.18Instant (software-timed) frequency measurement.... 34
Figure 3.19Buffered (hardware-timed) frequency measurement 34
3.5.3 Pulse Width Measurement.......................................................... 35
Figure 3.20Pulse width measurement ........................................ 35
Figure 3.21Instant (software-timed) pulse width measurement.. 35
Figure 3.22Sample clock buffered (hardware-timed) pulse width
measurement ........................................................... 36
Figure 3.23Implicit buffered (hardware-timed) pulse width mea-
surement .................................................................. 37
3.5.4 Position Measurement ................................................................ 37
Figure 3.24Quadrature p6-x1 mode, counter A leads counter B ..... 37
Figure 3.25Quadrature p6-x1 mode, counter B leads counter A ..... 38
Figure 3.26Quadrature p6-x2 mode, counter A leads counter B ..... 38
Figure 3.27Quadrature p6-x2 mode, counter B leads counter A ..... 38
Figure 3.28Quadrature p6-x4 mode, counter A leads counter B ..... 39
Figure 3.29Quadrature p6-x4 mode, counter B leads counter A ..... 39
Figure 3.30Two pulse (clockwise/counter-clockwise) mode....... 39
Bekijk gratis de handleiding van Advantech PCIE-1812, stel vragen en lees de antwoorden op veelvoorkomende problemen, of gebruik onze assistent om sneller informatie in de handleiding te vinden of uitleg te krijgen over specifieke functies.
Productinformatie
Merk | Advantech |
Model | PCIE-1812 |
Categorie | Niet gecategoriseerd |
Taal | Nederlands |
Grootte | 8115 MB |