Advantech PCIE-1816 handleiding
Handleiding
Je bekijkt pagina 29 van 62
23 PCIE-1816_1816H User Manual
Chapter 3 Signal Connections
External AI Sample Clock
The external AI sample clock is useful when you want to pace acquisitions at rates
not available with the internal AI sample clock, or when you want to pace at uneven
intervals. Connect an external AI sample clock to screw terminal AI_CLK on the
screw terminal board. Conversions will start on the rising edge of the external AI
sample clock input signal. You can use software to specify the clock source as exter-
nal. The sampling frequency is always limited to a maximum of 10 MHz for the exter-
nal AI sample clock input signal.
Figure 3.6 External Clock Source Connection
Trigger Sources Connections
External Digital (TTL) Trigger
For analog input operations, an external digital trigger event occurs when the PCIE-
1816/ 1816H detects either a rising or falling edge on the External AI TTL trigger
input signal from screw terminal DTRG0 and DTRG1 on the screw terminal board.
The trigger signal is TTL-compatible.
Figure 3.7 External Digital Trigger Source Connection
Bekijk gratis de handleiding van Advantech PCIE-1816, stel vragen en lees de antwoorden op veelvoorkomende problemen, of gebruik onze assistent om sneller informatie in de handleiding te vinden of uitleg te krijgen over specifieke functies.
Productinformatie
| Merk | Advantech |
| Model | PCIE-1816 |
| Categorie | Niet gecategoriseerd |
| Taal | Nederlands |
| Grootte | 9278 MB |
