Supermicro X14DBT-FAP handleiding
Handleiding
Je bekijkt pagina 83 van 137
Link L0p Enable
Select Enabled for the system BIOS to enable Link L0p support, which allows the CPU to
reduce the UPI links from full width to half width in the event when the CPU's workload is low in
an attempt to save power. This feature is available for the system that uses Intel processors
with UPI technology support. The options are Disabled, Enabled, and Auto.
Note: You can change the performance settings for non-standard applications by using this
parameter. It is recommended that the default settings be used for standard applications.
Link L1 Enable
Select Enabled for the BIOS to activate Link L1 support, which will power down the UPI links to
save power when the system is idle. This feature is available for the system that uses Intel
processors with UPI technology support. The options are Disabled, Enabled, and Auto.
Note: Link L1 is an excellent feature for an idle system. L1 is used during Package C-States
when its latency is hidden by other components during a wakeup.
KTI Prefetch
Keizer Technology Interconnect (KTI) is also known as the Intel Ultra Path Interconnect (UPI)
technology. Select Enabled for the KTI prefetcher to preload the L1 cache with data deemed
relevant, which allows the memory read to start earlier on a DDR bus in an effort to reduce
latency. Select Auto for the KTI prefetcher to automatically preload the L1 cache with relevant
data whenever it is needed. The options are Disabled, Enabled, and Auto.
IO Directory Cache (IODC)
This feature allows the IODC to generate snoops instead of generating memory lockups for
remote IIO (InvIToM) and/or WCiLF (Cores). Select Auto for the IODC to generate snoops
(instead of memory lockups) for WCiLF (Cores). The options are Disabled, Auto, Enable for
Remote InvItoM Hybrid Push, Enable for Remote InvItoM AllocFlow, Enable for Remote
InvItoM Hybrid AllocNonAlloc, and Enable for Remote InvItoM and Remote WCiLF.
SNC
Sub NUMA Clustering (SNC) is a feature that breaks up the Last Level Cache (LLC) into
clusters based on address range. Each cluster is connected to a subset of the memory
controller. Enable this feature to improve average latency and reduce memory access
congestion for higher performance. The options are Disabled, Enabled, and Auto. This feature
is CPU-dependent.
Note: This feature is NOT available when "Workload Profile" is set to I/O, Virtualization, or
Telco FlexRAN.
83
X14DBT-FAP/-FLAP: UEFI BIOS
Bekijk gratis de handleiding van Supermicro X14DBT-FAP, stel vragen en lees de antwoorden op veelvoorkomende problemen, of gebruik onze assistent om sneller informatie in de handleiding te vinden of uitleg te krijgen over specifieke functies.
Productinformatie
| Merk | Supermicro |
| Model | X14DBT-FAP |
| Categorie | Niet gecategoriseerd |
| Taal | Nederlands |
| Grootte | 14774 MB |
