Digigram ALP-DANTE-LE handleiding
Handleiding
Je bekijkt pagina 37 van 42
User Manual for ALP-DANTE
Clocking considerations
● AES67 mode on a Dante device enables both IEEE 1588 Precision Time Protocol
(PTP) v1 and v2. A single clock domain must be created across both PTP v1 and v2
devices:
- Standard Dante devices support PTP v1 only
- AES67-enabled Dante devices support PTP v1 and PTP v2
- AES67 devices support PTP v2 only
● PTP v1 and v2 are not inter-compatible. One AES67-enabled Dante device will act
as the boundary clock between PTP v1 and v2, bridging the two clock domains
Enabling ALP-DANTE as Master for both Dante and AES67.
● Enable the Dante card “Preferred Master” status
● Disable “Preferred Master” for all Dante devices that have AES67 disabled.
● Disable “Sync to External” for all devices.
● Assign a PTPv2 priority level of between 128 and 255 for all non-Dante devices
If another AES67 device (Grandmaster Clock, or another AES67 device) is the Master ,
● Make sure the PTP v2 Master has a priority of between 1 and 100, and is
using the “Media Profile” clock settings.
● Disable “Preferred Master” and “Sync To External” for all Dante devices.
One AES67-enabled Dante device will automatically be selected as the
Boundary clock, becoming the Dante Master.
● Make sure the Master Clock device is set to use the “Media profile” (not the
“Default profile” because Dante devices do not support the Default profile.
37
Bekijk gratis de handleiding van Digigram ALP-DANTE-LE, stel vragen en lees de antwoorden op veelvoorkomende problemen, of gebruik onze assistent om sneller informatie in de handleiding te vinden of uitleg te krijgen over specifieke functies.
Productinformatie
| Merk | Digigram |
| Model | ALP-DANTE-LE |
| Categorie | Niet gecategoriseerd |
| Taal | Nederlands |
| Grootte | 9985 MB |
